

Data Sheet April 4, 2006 FN7384.5

200MHz Amplifiers

The EL5150, EL5151, EL5250, EL5251, and EL5451 are 200MHz bandwidth -3dB voltage mode feedback amplifiers with DC accuracy of 0.01%, 1mV offsets and 10kV/V open loop gains. These amplifiers are ideally suited for applications ranging from precision measurement instrumentation to high speed video and monitor applications. Capable of operating with as little as 1.4mA of current from a single supply ranging from 5V to 12V, dual supplies ranging from ±2.5V to ±5.0V, these amplifiers are also well suited for handheld, portable and battery-powered equipment.

Single amplifiers are offered in SOT-23 packages and duals in a 10 Ld MSOP package for applications where board space is critical. Quad amplifiers are available in a 14 Ld SO package. Additionally, singles and duals are available in the industry-standard 8 Ld SO package. All parts operate over the industrial temperature range of -40°C to +85°C.


Features


- · 200MHz -3dB bandwidth
- 67V/µs slew rate
- Very high open loop gains 50kV/V
- · Low supply current = 1.4mA
- Single supplies from 5V to 12V
- Dual supplies from ±2.5V to ±5V
- · Fast disable on the EL5150 and EL5250
- · Low cost
- Pb-free plus anneal available (RoHS compliant)


Applications

- Imaging
- Instrumentation
- Video
- · Communications devices

Pinouts







Ordering Information

ordering information							
PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #			
EL5150IS	5150IS	-	8 Ld SO	MDP0027			
EL5150IS-T7	5150IS	7"	8 Ld SO	MDP0027			
EL5150IS-T13	5150IS	13"	8 Ld SO	MDP0027			
EL5150ISZ (See Note)	5150ISZ	-	8 Ld SO (Pb-free)	MDP0027			
EL5150ISZ-T7 (See Note)	5150ISZ	7"	8 Ld SO (Pb-free)	MDP0027			
EL5150ISZ-T13 (See Note)	5150ISZ	13"	8 Ld SO (Pb-free)	MDP0027			
EL5150IW-T7	BEAA	7" (3k pcs)	6 Ld SOT-23	MDP0038			
EL5150IW-T7A	BEAA	7" (250 pcs)	6 Ld SOT-23	MDP0038			
EL5150IWZ-T7 (See Note)	BAAJ	7" (3k pcs)	6 Ld SOT-23 (Pb-free)	MDP0038			
EL5150IWZ-T7A (See Note)	BAAJ	7" (250 pcs)	6 Ld SOT-23 (Pb-free)	MDP0038			
EL5151IW-T7	BFAA	7" (3k pcs)	5 Ld SOT-23	MDP0038			
EL5151IW-T7A	BFAA	7" (250 pcs)	5 Ld SOT-23	MDP0038			
EL5151IWZ-T7 (See Note)	BAAK	7" (3k pcs)	5 Ld SOT-23 (Pb-free)	MDP0038			
EL5151IWZ-T7A (See Note)	BAAK	7" (250 pcs)	5 Ld SOT-23 (Pb-free)	MDP0038			

Ordering Information (Continued)

_				
PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
EL5250IY	BAEAA	-	10 Ld MSOP	MDP0043
EL5250IY-T7	BAEAA	7"	10 Ld MSOP	MDP0043
EL5250IY-T13	BAEAA	13"	10 Ld MSOP	MDP0043
EL5251IS	5251IS	-	8 Ld SO	MDP0027
EL5251IS-T7	5251IS	7"	8 Ld SO	MDP0027
EL5251IS-T13	5251IS	13"	8 Ld SO	MDP0027
EL5251IY	BAFAA	-	8 Ld MSOP	MDP0043
EL5251IY-T7	BAFAA	7"	8 Ld MSOP	MDP0043
EL5251IY-T13	BAFAA	13"	8 Ld MSOP	MDP0043
EL5451IS	5451IS	-	14 Ld SO	MDP0027
EL5451IS-T7	5451IS	7"	14 Ld SO	MDP0027
EL5451IS-T13	5451IS	13"	14 Ld SO	MDP0027
EL5451ISZ (See Note)	5451ISZ	-	14 Ld SO (Pb-free)	MDP0027
EL5451ISZ-T7 (See Note)	5451ISZ	7"	14 Ld SO (Pb-free)	MDP0027
EL5451ISZ-T13 (See Note)	5451ISZ	13"	14 Ld SO (Pb-free)	MDP0027

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

FN7384.5 April 4, 2006

EL5150, EL5151, EL5250, EL5251, EL5451

Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage between V _S and V _S	Junction Temperature40°C to +125°C
Slewrate of Voltage between V _S and V _S 1V/µs	Storage Temperature65°C to +150°C
Maximum Continuous Output Current 40mA	Ambient Operating Temperature40°C to +85°C
Pin Voltages	Current into I _N +, I _N -, CE
Power Dissipation See Curves	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

$\textbf{Electrical Specifications} \qquad \text{V}_{S} + = +5 \text{V}, \ \text{V}_{S} - = -5 \text{V}, \ \text{R}_{L} = 150 \Omega, \ \text{T}_{A} = 25 ^{\circ}\text{C}, \ \text{unless otherwise specified}.$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORM	ANCE		"			II.
BW	-3dB Bandwidth	$A_V = +1, R_L = 500\Omega$		200		MHz
		$A_V = +2$, $R_L = 150\Omega$		40		MHz
GBWP	Gain Bandwidth Product	A _V = 500		40		MHz
BW1	0.1dB Bandwidth	$A_V = +1, R_L = 500\Omega$		10		MHz
SR	Slew Rate	$V_O = \pm 2.5 V$, $A_V = +2$	50	67		V/µs
		V_{O} = ±3.0V, A_{V} = 1, R_{L} = 500 Ω		100		V/µs
t _S	0.1% Settling Time	$V_{OUT} = -1V \text{ to } +1V, A_V = -2$		80		ns
dG	Differential Gain Error (Note 1)	$A_V = +2$, $R_L = 150\Omega$		0.04		%
dP	Differential Phase Error (Note 1)	$A_V = +2$, $R_L = 150\Omega$		0.9		٥
V _N	Input Referred Voltage Noise			12		nV/√Hz
I _N	Input Referred Current Noise			1.0		pA/√Hz
DC PERFORM	ANCE					
V _{OS}	Offset Voltage		-1	0.5	1	mV
T _C V _{OS}	Input Offset Voltage Temperature Coefficient	Measured from T _{MIN} to T _{MAX}		-2		μV/°C
A _{VOL}	Open Loop Gain		15	56		kV/V
INPUT CHARA	CTERISTICS	j	1			1
CMIR	Common Mode Input Range	Guaranteed by CMRR test	-3.5		+3.5	V
CMRR	Common Mode Rejection Ratio		85	100		dB
I _B	Input Bias Current		-100	20	+100	nA
Ios	Input Offset Current		-30	6	30	nA
R _{IN}	Input Resistance		80	170		МΩ
C _{IN}	Input Capacitance			1		pF
OUTPUT CHAP	RACTERISTICS					•
V _{OUT}	Output Voltage Swing Low	R_L = 150 Ω to GND	±2.5	±2.8		V
		$R_L = 500\Omega$ to GND	±3.1	±3.4		V
lout	Output Current	$R_L = 10\Omega$ to GND	±40	±70		mA

FN7384.5 April 4, 2006

Electrical Specifications $V_S+=+5V$, $V_S-=-5V$, $R_L=150\Omega$, $T_A=25^{\circ}C$, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT	
ENABLE (SELECTED PACKAGES ONLY)							
t _{EN}	Enable Time	EL5150		210		ns	
t _{DIS}	Disable Time	EL5150		620		ns	
I _{IHCE}	CE Pin Input High Current	CE = V _S +	1	5	25	μΑ	
I _{ILCE}	CE Pin Input Low Current	<u>CE</u> = V _S + - 5V	-1	0	+1	μΑ	
V _{IHCE}	CE Input High Voltage for Powerdown	Disable	V _S + -1			V	
V _{ILCE}	CE Input Low Voltage for Powerdown	Enable			V _S + -3	V	
SUPPLY							
I _{SON}	Supply Current - Enabled (per amplifier)	No load, V _{IN} = 0V, $\overline{\text{CE}}$ = +5V	1.12	1.35	1.6	mA	
I _{SOFF+}	Supply Current - Disabled (per amplifier)		-10	-1	+5	μΑ	
I _{SOFF-}	Supply Current - Disabled (per amplifier)	No load, V _{IN} = 0V	-25	-14	0	μΑ	
PSRR	Power Supply Rejection Ratio	DC, V _S = ±3.0V to ±6.0V	80	110		dB	

NOTE:

Typical Performance Curves




FIGURE 1. EL5150 FREQUENCY vs OPEN LOOP GAIN/PHASE




FIGURE 2. PHASE vs FREQUENCY FOR VARIOUS GAINS

^{1.} Standard NTSC test, AC signal amplitude = $286mV_{P-P}$, f = 3.58MHz, V_{OUT} is swept from 0.8V to 3.4V, R_L is DC coupled.




FIGURE 3. EL5150 GAIN vs FREQUENCY FOR VARIOUS RL




FIGURE 5. EL5150 GAIN vs FREQUENCY FOR VARIOUS RL




FIGURE 7. EL5150 GAIN vs FREQUENCY FOR VARIOUS C_L




FIGURE 4. EL5150 GAIN vs FREQUENCY FOR VARIOUS RL




FIGURE 6. EL5150 GAIN vs FREQUENCY FOR VARIOUS $C_{\rm L}$




FIGURE 8. EL5150 GAIN vs FREQUENCY FOR VARIOUS CL




FIGURE 9. EL5150 GAIN vs FREQUENCY FOR VARIOUS CIN-




FIGURE 11. EL5150 GAIN vs FREQUENCY FOR VARIOUS CIN-




FIGURE 13. EL5150 GAIN vs FREQUENCY FOR VARIOUS $\rm R_{\mbox{\scriptsize F}}/\rm R_{\mbox{\scriptsize G}}$

6




FIGURE 10. EL5150 GAIN vs FREQUENCY FOR VARIOUS CIN




FIGURE 12. EL5250 GAIN vs FREQUENCY FOR VARIOUS $R_{\rm L}$




FIGURE 14. EL5250 GAIN vs FREQUENCY FOR VARIOUS GAINS




FIGURE 15. EL5250 GAIN vs FREQUENCY FOR VARIOUS GAINS




FIGURE 17. PSRR vs FREQUENCY




FIGURE 19. EL5250 CROSSTALK vs FREQUENCY




FIGURE 16. PSRR vs FREQUENCY




FIGURE 18. EL5250 CROSSTALK vs FREQUENCY




FIGURE 20. OUTPUT IMPEDANCE




FIGURE 21. CMRR




FIGURE 23. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 25. DISTORTION vs OUTPUT AMPLITUDE




FIGURE 22. GROUP DELAY




FIGURE 24. VOLTAGE + CURRENT NOISE vs FREQUENCY




FIGURE 26. SLEW RATE vs POWER SUPPLY

<u>intersil</u>

-20

Typical Performance Curves (Continued)





FIGURE 27. TOTAL HARMONIC DISTORTION vs OUTPUT **VOLTAGE**






FIGURE 29. SMALL SIGNAL STEP RESPONSE




FIGURE 30. LARGE SIGNAL STEP RESPONSE




FIGURE 31. SMALL SIGNAL STEP RESPONSE




FIGURE 32. LARGE SIGNAL STEP RESPONSE




FIGURE 33. EL5150 ENABLE/DISABLE




FIGURE 35. DIFFERENTIAL GAIN




FIGURE 37. SMALL SIGNAL FREQUENCY vs SUPPLY




FIGURE 34. EL5250 ENABLE/DISABLE




FIGURE 36. DIFFERENTIAL PHASE




FIGURE 38. INPUT-TO-OUTPUT ISOLATION WITH PART DISABLED

intersil




FIGURE 39. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

Product Description

The EL5150, EL5151, EL5250, EL5251 and EL5451 are wide bandwidth, low power, low offset voltage feedback operational amplifiers capable of operating from a single or dual power supplies. This family of operational amplifiers are internally compensated for closed loop gain of +1 or greater. Connected in voltage follower mode, driving a 500Ω load members of this amplifier family demonstrate a -3dB bandwidth of about 200MHz. With the loading set to accommodate typical video application, 150Ω load and gain set to +2, bandwidth reduces to about 40MHz with a $67V/\mu s$ slew rate. Power down pins on the EL5151 and EL5251 reduce the already low power demands of this amplifier family to $12\mu A$ typical while the amplifier is disabled.

Input, Output and Supply Voltage Range

The EL5150 and family members have been designed to operate with supply voltage ranging from 5V to 12V. Supply voltages range from $\pm 2.5 \text{V}$ to $\pm 5 \text{V}$ for split supply operation. And of course split supply operation can easily be achieved using single supplies with by splitting off half of the single supply with a simple voltage divider as illustrated in the application circuit section.

Input Common Mode Range

These amplifiers have an input common mode voltage ranging from 3.5V above the negative supply (V_S- pin) to 3.5V below the positive supply (V_S+ pin). If the input signal is driven beyond this range the output signal will exhibit distortion.

Maximum Output Swing & Load Resistance

The outputs of the EL5150 and family members exhibit maximum output swing ranges from -4V to 4V for V_S = ±5V with a load resistance of 500 Ω . Naturally, as the load resistance becomes lower, the output swing lowers




FIGURE 40. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

accordingly; for instance, if the load resistor is 150Ω , the output swing ranges from -3.5V to 3.5V. This response is a simple application of Ohms law indicating a lower value resistance results in greater current demands of the amplifier. Additionally, the load resistance affects the frequency response of this family as well as all operational amplifiers; as clearly indicated by the Gain Vs Frequency For Various RL curves clearly indicate. In the case of the frequency response reduced bandwidth with decreasing load resistance is a function of load resistance in conjunction with the output zero response of the amplifier.

Choosing A Feedback Resistor

A feedback resistor is required to achieve unity gain; simply short the output pin to the inverting input pin. Gains greater than +1 require a feedback and gain resistor to set the desired gain. This gets interesting because the feedback resistor forms a pole with the parasitic capacitance at the inverting input; as the feedback resistance increases the position of the pole shifts in the frequency domain, the amplifier's phase margin is reduced and the amplifier becomes less stable. Peaking in the frequency domain and ringing in the time domain are symptomatic of this shift in pole location. So we want to keep the feedback resistor as small as possible. You may want to use a large feedback resistor for some reason; in this case to compensate the shift of the pole and maintain stability a small capacitor in the few Pico farad range in parallel with the feedback resistor is recommended.

For the gains greater than unity it has been determined a feedback resistance ranging from 500Ω to 750Ω provides optimal response.

Gain Bandwidth Product

The EL5150 and family members have a gain bandwidth product of 40MHz for a gain of +5. Bandwidth can be predicted by the following equation:

(Gain) x (BW) = GainBandwidthProduct

Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and same frequency response as DC levels are changed at the output; this characteristic is widely referred to as "diffgain-diffphase". Many amplifiers have a difficult time with this especially while driving standard video loads of 150 Ω , as the output current has a natural tendency to change with DC level. The dG and dP for these families is a respectable 0.04% and 0.9°, while driving 150 Ω at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance as the current output demands placed on the amplifier lessen with increased load.

Driving Capacitive Loads

These devices can easily drive capacitive loads as demanding as 27pF in parallel with 500Ω while holding peaking to within 5dB of peaking at unity gain. Of course if less peaking is desired, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with the output to eliminate most peaking; however, there will be a small sacrifice of gain which can be recovered by simply adjusting the value of the gain resistor.

Driving Cables

Both ends of all cables must always be properly terminated; double termination is absolutely necessary for reflection-free performance. Additionally, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down

Devices with disable can be disabled with their output placed in a high impedance state. The turn off time is about 330ns and the turn on time is about 130ns. When disabled, the amplifier's supply current is reduced to 17µA typically; essentially eliminating power consumption. The amplifier's power down is controlled by standard TTL or CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V_{S^-} pin. Letting the ENABLE pin float or the application of a signal that is less than 0.8V above V_{S^-} enables the amplifier. The amplifier is disabled when the signal at ENABLE pin is above V_{S^+} -1.5V.

Output Drive Capability

Members of the EL5150 family do not have internal short circuit protection circuitry. Typically, short circuit currents

12

ranging from 70mA and 95mA can be expected and naturally, if the output is shorted indefinitely the part can easily be damaged from overheating; or excessive current density may eventually compromise metal integrity. Maximum reliability is maintained if the output current is always held below ±40mA. This limit is set and limited by the design of the internal metal interconnect. Note that in transient applications, the part is extremely robust.

Power Dissipation

With the high output drive capability of these devices, it is possible to exceed the 125°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for an application to determine if load conditions or package types need to be modified to assure operation of

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$

Where:

T_{JMAX} = Maximum junction temperature

the amplifier in a safe operating area.

T_{AMAX} = Maximum ambient temperature

q_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:

$$PD_{MAX} = V_S \times I_{SMAX} + \sum_{i=1}^{n} (V_S - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}}$$

For sinking:

$$PD_{MAX} = V_S \times I_{SMAX} + \sum_{i=1}^{n} (V_{OUTi} - V_S) \times I_{LOADi}$$

Where:

V_S = Supply voltage

I_{SMAX} = Maximum quiescent supply current

V_{OUT} = Maximum output voltage of the application

R_{LOAD} = Load resistance tied to ground

I_{LOAD} = Load current

N = number of amplifiers (Max = 2)

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LOAD} to avoid the device overheat.

Power Supply Bypassing Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S - pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_S + to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S - pin becomes the negative supply rail.

Printed Circuit Board Layout

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in

compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.


Application Circuits

Sullen Key Low Pass Filter

A common and easy to implement filter taking advantage of the wide bandwidth, low offset and low power demands of the EL5150. A derivation of the transfer function is provided for convenience. (see Figure 39)

Sullen Key High Pass Filter

Again, this useful filter benefits from the characteristics of the EL5150. The transfer function is very similar to the low pass so only the results are presented.(see Figure 40)



13


$$\begin{split} K &= 1 + \frac{RB}{RA} \\ Vo &= K \frac{1}{R2C2s + 1} V1 \\ \frac{V1 - Vi}{R1} 1 + \frac{\frac{V0}{K - V1}}{R2} + \frac{V0 - Vi}{\frac{1}{C1s}} = 0 \\ H(s) &= \frac{K}{R1C1R2C2s^2 + ((1 - K)R1C1 + R1C2 + R21C2)s + 1} \\ H(jw) &= \frac{1}{1 - w^2R1C1R2C2 + jw((1 - K)R1C1 + R1C2 + R2C2)} \\ Holp &= K \\ wo &= \frac{1}{\sqrt{R1C1R2C2}} \\ Q &= \frac{1}{(1 - K)\sqrt{\frac{R1C1}{R2C2}} + \sqrt{\frac{R1C2}{R2C1}} + \sqrt{\frac{R2C2}{R1C1}} \end{split}$$

Holp = K
wo =
$$\frac{1}{RC}$$

Q = $\frac{1}{3-K}$

Equations simplify if we let all components be equal R=C

FIGURE 41. SULLEN KEY LOW PASS FILTER




$$\begin{aligned} & \text{Holp} = K \\ & \text{wo} = \frac{1}{\sqrt{\text{R1C1R2C2}}} \\ & \text{Q} = \frac{1}{(1 - K)\sqrt{\frac{\text{R1C1}}{\text{R2C2}}} + \sqrt{\frac{\text{R1C2}}{\text{R2C1}}} + \sqrt{\frac{\text{R2C2}}{\text{R1C1}}} \end{aligned}$$

$$\begin{aligned} & \text{Holp} = \frac{\text{K}}{4-\text{K}} & & \text{Equations simplify if we let} \\ & \text{wo} = \frac{\sqrt{2}}{\text{RC}} & & \text{all components be equal R=C} \\ & \text{Q} = \frac{\sqrt{2}}{4-\text{K}} & & \end{aligned}$$

FIGURE 42. SULLEN KEY HIGH PASS FILTER

Differential Output Instrumentation Amplifier

The addition of a third amplifier to the conventional three amplifier Instrumentation Amplifier introduces the benefits of differential signal realization; specifically the advantage of using common mode rejection to remove coupled noise and ground –potential errors inherent in remote transmission. This configuration also provides enhanced bandwidth, wider output swing and faster slew rate than conventional three amplifier solutions with only the cost of an additional amplifier and few resistors.




Strain Gauge

The strain gauge is an ideal application to take advantage of the moderate bandwidth and high accuracy of the EL5150. The operation of the circuit is very straight-forward. As the strain variable component resistor in the balanced bridge is subjected to increasing strain, its resistance changes


15

resulting in an imbalance in the bridge. A voltage variation from the referenced high accuracy source is generated and translated to the difference amplifier through the buffer stage. This voltage difference as a function of the strain is converted into an output voltage.



MSOP Package Outline Drawing

16




SO Package Outline Drawing

Date: 2/15/01

Units: Inches

JEDEC Reg: MS-012/013

•



SMALL OUTLINE (SO) PACKAGE FAMILY

Semiconductor, Inc.

(1) Plastic or metal protrusions of 0.006" maximum per side are not included.

DETAIL X

4°±4°

S024

0.104

0.007

0.092

0.017

0.011

0.606

0.406

0.295

0.050

0.030

0.056

24

Gauge Plane

S028

(SOL-28) 0.104 MAX. 0.007 +/- 0.003

0.104

0.295

0.050

0.030

0.056

28

0.010

Tolerance

0.092 +/- 0.002 0.017 +/- 0.003 0.011 +/- 0.001

0.704 +/- 0.004 0.406 +/- 0.008

0.020 Reference

+/- 0.004


+/- 0.009 Basic

Reference

- (2) Plastic interlead protrusions of 0.010" maximum per side are not included.
- (3) Dimensions "D" and "E1" are measured at Datum Plane "H".
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

intersil

SOT-23 Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

FN7384.5

April 4, 2006